# ASSP For Power Supply Applications BIPOLAR **Power Voltage Monitoring IC** with Watchdog Timer

# MB3793-27A

# DESCRIPTION

The MB3793 is an integrated circuit to monitor power voltage; it incorporates a watchdog timer. A reset signal is output when the power is cut or falls abruptly. When the power recovers normally after resetting, a power-on reset signal is output to microprocessor units (MPUs). An internal watchdog timer with two inputs for system operation diagnosis can provide a fall-safe function for various application systems. There is also a mask option that can detect voltages of 4.9 to 2.4 V in 0.1-V steps.

### FEATURES


- Precise detection of power voltage fall: ±2.5%
- · Detection voltage with hysteresis
- Low power dispersion:  $I_{CC} = 31 \ \mu A$  (reference)
- · Internal dual-input watchdog timer
- Watchdog-timer halt function (by inhibition pin)
- · Independently-set wacthdog and reset times
- Three types of packages (SOP-8pin : 2 types, SSOP-8pin : 1 type)

### APPLICATION

• Arcade Amusement etc.




# ■ PIN ASSIGNMENT



# ■ PIN DESCRIPTION

Pin no.	Symbol	Descriptions	Pin no.	Symbol	Descriptions
1	RESET	Outputs reset pin	5	Vcc	Power supply pin
2	CTW	Watchdog timer monitor time setting pin	6	INH	Inhibit pin
3	СТР	Power-on reset hold time setting pin	7	CK2	Inputs clock 2 pin
4	GND	Ground pin	8	CK1	Inputs clock 1 pin

# ■ BLOCK DIAGRAM



# ■ BLOCK DESCRIPTION

### 1. Comp. S

Comp. S is a comparator with hysteresis to compare the reference voltage with a voltage (Vs) that is the result of dividing the power voltage (Vcc) by resistors 1 and 2. When Vs falls below 1.24 V, a reset signal is output. This function enables the MB3793 to detect an abnomality within 1  $\mu$ s when the power is cut or falls abruptly.

### 2. Output circuit

The output circuit contains a RESET output control comparator that compares the voltage at the CTP pin to the threshold voltage to release the RESET output if the CTP pin voltage exceeds the threshold value.

Since the reset (RESET) output buffer has CMOS organization, no pull-up resistor is needed.

### 3. Pulse generator

The pulse generator generates pulses when the voltage at the CK1 and CK2 clock pins changes to High from Low level (positive-edge trigger) and exceeds the threshold voltage; it sends the clock signal to the watchdog timer.

### 4. Watchdog timer

The watchdog timer can monitor two clock pulses. Short-circuit the CK1 and CK2 clock pins to monitor a single clock pulse.

### 5. Inhibition pin

The inhibition (INH) pin forces the watchdog timer on/off. When this pin is High level, the watchdog timer is stopped.

### 6. Logic circuit

The logic circuit contains flip-flops.

Flip-flop RSFF1 controls the charging and discharging of the power-on reset hold time setting capacitor (CTP).

Flip-flop RSFF2 turns on/off the circuit that accelerates charging of the power-on reset hold time setting capacitor  $(C_{TP})$  at a reset. The RSFF2 operates only at a reset; it does not operate at a power-on reset when the power is turned on.

### ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Conditions	Rat	Unit	
Falameter	Parameter		Conditions	Min	Max	Unit
Power supply voltage*		Vcc	—	-0.3	+7	V
	CK1	Vск1	—			
Input voltage*	CK2	Vск2	_	-0.3	+7	V
	INH	Iinh	—			
Reset output current	RESET	Іо∟ Іон	_	-10	+10	mA
Power dissipation		PD	Ta ≤ +85°C		200	mW
Storage temperature		Tstg	—	-55	+125	°C

\*: The voltage is based on the ground voltage (0 V).

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions		Unit		
Farameter	Symbol	Conditions	Min	Тур	Max	Onic
Power supply voltage	Vcc	—	1.2	—	6.0	V
Reset (RESET) output current	Іо∟ Іон	_	-5		+5	mA
Power-on reset hold time setting capacity	Стр	_	0.001	_	10	μF
Watchdog-timer monitoring time setting capacity*	Стw		0.001	—	1	μF
Operating ambient temperature	Та	—	-40		+85	°C

\*: The watchdog timer monitor time range depends on the rating of the setting capacitor.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# ELECTRICAL CHARACTERISTICS

### 1. DC Characteristics

(Vcc = +3.3 V, Ta = +25°C)

Deremeter	Symbol		Conditions	Value			Unit
Parameter	Symbol Conditions		Min	Тур	Max	Unit	
Power supply current	Icc	After exit fro	om reset	—	31	55	μΑ
	Vsl	Vcc falling	Ta = +25 °C	2.63	2.70	2.77	V
Detection voltage	VSL	vec raining	Ta = −40 °C to +85 °C	(2.59)*	2.70	(2.81)*	v
Delection voltage	Vsн	Vcc rising	Ta = +25 °C	2.69	2.76	2.87	V
	VSH	veensing	Ta = -40 °C to +85 °C	(2.65)*	2.76	(2.87)*	v
Detection voltage hysteresis difference	Vshys	V <sub>SH</sub> – V <sub>SL</sub>		35	65	95	mV
Clock input throshold voltage	Vсін	CK rising		(0.7)*	1.3	1.9	V
Clock-input threshold voltage	Vcil	CK falling		0.5	1.0	(1.5)*	V
Clock-input hysteresis	VCHTS		_	(0.1)*	0.3	(0.6)*	V
Inhibition input voltage	Vіін	—		2.2	—		V
Inhibition-input voltage	VIIL			_	0	0.8	v
Input current	Ін	V <sub>ск</sub> = 5 V		_	0	1.0	μΑ
(CK1, CK2, INH)	lı∟	V <sub>ск</sub> = 0 V		-1.0	0	_	μΑ
React output voltage	Vон	IRESET = -5 mA		2.8	3.10		V
Reset output voltage	Vol	Ireset = +5 mA		—	0.12	0.4	V
Reset-output minimum power voltage	Vccl	IRESET = +50	μΑ		0.8	1.2	V

\*: The values enclosed in parentheses () are setting assurance values.

### 2. AC Characteristics


1	Vcc -	+33	V	Ta –	+25°C)
1	vcc -	<b>T</b> J.J	ν,	1a –	72J U)


Parameter		Symbol Conditions			Value		
		Symbol	Conditions	Min	Тур	Max	Unit
Power-on reset hold time		<b>t</b> PR	$C_{\text{TP}} = 0.1 \ \mu\text{F}$	30	75	120	ms
Vcc input pulse width		<b>t</b> ₽I	$C_{\text{TP}} = 0.1 \ \mu\text{F}$	(8)*2	_	—	μs
Vcc delay time		<b>t</b> PD	$C_{\text{TP}} = 0.1 \ \mu\text{F}$	_	2	(10)*2	μs
Watchdog timer monitor time		two	$C_{TW} = 0.01 \ \mu F,$ $C_{TP} = 0.1 \ \mu F$	8	16	24	ms
Watchdog timer reset time		twr	$C_{\text{TP}} = 0.1 \ \mu\text{F}$	2	5.5	9	ms
Clock input pulse width		tскw	—	500	_	—	ns
Clock input pulse cycle		tскт		20		—	μs
Reset (RESET) output transition	Rising	tr*1	C∟ = 50 pF	—	_	500	ns
time	Falling	tŕ*1	C∟ = 50 pF			500	ns


\*1:The voltage range is 10% to 90% at testing the reset output transition time.


\*2:The values enclosed in parentheses ( ) are setting assurance values.

# ■ DIAGRAM












8



### 3. Single-clock input monitoring (Positive clock pulse)







### 5. Clock pulse input supplementation (Positive clock pulse)

### OPERATION SEQUENCE

### 1. Positive clock pulse input

See "1. Basic operation (positive clock pulse)" under "■ DIAGRAM."

### 2. Negative clock pulse input

See "2. Basic operation (negative clock pulse)" under "
DIAGRAM."

The MB3793 operates in the same way whether it inputs positive or negative pulses.

### 3. Clock monitoring

To use the MB3793 while monitoring only one clock, connect clock pins CK1 and CK2.

Although the MB3793 operates basically in the same way as when monitoring two clocks, it monitors the clock signal at every other input pulse.

See "3. Single-clock input monitoring (positive clock pulse)" under "
DIAGRAM."

### 4. Description of Operations

The numbers given to the following items correspond to numbers (1) to (13) used in "■ DIAGRAM."

- (1) The MB3793 outputs a reset signal when the supply voltage (Vcc) reaches about 0.8 V (VccL)
- (2) If Vcc reaches or exceeds the rise-time detected voltage VsH, the MB3793 starts charging the power-on reset hold time setting capacitor CTP. At this time, the output remains in a reset state. The VsH value is about 2.76 V.

(3) When C<sub>TP</sub> has been charged for a certain period of time T<sub>PR</sub> (until the CTP pin voltage exceeds the threshold voltage (V<sub>th</sub>) after the start of charging), the MB3793 cancels the reset (setting the RESET pin to "H" level from "L" level).

The V<sub>th</sub> value is about 2.4 V with V<sub>cc</sub> = 3.3 V

The power-on reset hold time t<sub>PR</sub> is set with the following equation: t<sub>PR</sub> (ms)  $\doteq A \times C_{TP}$  ( $\mu F$ ) The value of A is about 750 with V<sub>CC</sub> = 3.3 V and about 700 with V<sub>CC</sub> = 3.0 V. The MB3793 also starts


charging the watchdog time setting capacitor ( $C_{TW}$ ).

- (4) When the voltage at the watchdog timer monitor time setting pin CTW reaches the "H" level threshold voltage VH, the CTW switches from the charge state to the discharge state. The value of VH is always about 1.24 V regardless of the detected voltage.
- (5) If the CK2 pin inputs a clock pulse (positive edge trigger) when the C<sub>TW</sub> is being discharged in the CK1-CK2 order or simultaneously, the C<sub>TW</sub> switches from the discharge state to the charge state. The MB3793 repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses with the system logic circuit operating normally.
- (6) If no clock pulse is fed to the CK1 or CK2 pin within the watchdog timer monitor time two due to some problem with the system logic circuit, the CTW pin is set to the "L" level threshold voltage V<sub>L</sub> or less and the MB3793 outputs a reset signal (setting the RESET pin to "L" level from "H" level). The value of V<sub>L</sub> is always about 0.24 V regardless of the detected voltage.


The watchdog timer monitor time two is set with the following equation: two (ms) =  $B \times C_{TW}$  ( $\mu F$ ) The value of B is hardly affected by the power supply voltage; it is about 1600 with Vcc = 3.0 V to 3.3 V.

- (7) When a certain period of time twe has passed (until the CTP pin voltage reaches or exceeds Vth again after recharging the C<sub>TP</sub>), the MB3793 cancels the reset signal and starts operating the watchdog timer. The watchdog timer monitor reset time twe is set with the following equation: twe (ms) = D x C<sub>TP</sub> (μF) The value of D is 55 with Vcc = 3.3 V and about 50 with Vcc = 3.0 V. The MB3793 repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses. If no clock pulse is input, the MB3793 repeats operations (6) and (7).
- (8) If Vcc is lowered to the fall-time detected voltage (VsL) or less, the CTP pin voltage decreases and the MB3793 outputs a reset signal (setting the RESET pin to "L" level from "H" level). The value of VsL is 2.7 V
- (9) When Vcc reaches or exceeds VsH again, the MB3793 starts charging the  $C_{TR}$
- (10) When the CTP pin voltage reaches or exceeds V<sub>th</sub>, the MB3793 cancels the reset and restarts operating the watchdog timer. It repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses.
- (11) Making the inhibit pin active (setting the INH pin to "H" from "L") forces the watchdog timer to stop operation. This stops only the watchdog timer, leaving the MB3793 monitoring Vcc (operations (8) to (10)). The watchdog timer remains inactive unless the inhibit input is canceled.
- (12) Canceling the inhibit input (setting the INH pin to "L" from "H") restarts the watchdog timer.
- (13) The reset signal is output when the power supply is turned off to set  $V_{CC}$  to  $V_{SL}$  or less.


### ■ TYPICAL CHARACTERISTICS




(Continued)



#### (Continued)






Power-on reset hold time setting capacitance


Ст⊵ (μF)

Watchdog timer monitoring time vs. CTW capacitance




# ■ APPLICATION EXAMPLE


### 1. Supply voltage monitor and watchdog timer (1-clock monitor)



### 2. Supply voltage monitor and watchdog timer stop



### ■ TYPICAL APPLICATION



### 1. Equation of time-setting capacitances (CTP and CTW) and set time

 $t_{\mathsf{PR}} \text{ [ms]} = \mathsf{A} \times C_{\mathsf{TP}} \text{ [}\mu\mathsf{F]}$ 

two [ms] 
$$=$$
 B × C<sub>TW</sub> [µF]

twr [ms] = 
$$D \times C_{TP}$$
 [ $\mu F$ ]

Values of A, B, C, and D

Α	В	С	D	Remark
750	1600	0	55	Vcc = 3.3 V
700	1600	0	50	Vcc = 3.0 V

### 2. Example (when $C_{TP} = 0.1 \ \mu F$ and $C_{TW} = 0.01 \ \mu F$ )

	Symbol	Vcc = 3.3 V	Vcc = 3.0 V
time	t <sub>PR</sub>	≒ 75	≒ 70
(ms)	two	≒ 16	≒ 16
	twr	≒ 5.5	≒ 5

# NOTES ON USE

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
  - For semiconductors, use antistatic or conductive containers.
  - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
  - The work table, tools and measuring instruments must be grounded.
  - The worker must put on a grounding device containing 250 k $\Omega$  to 1 M $\Omega$  resistors in series.
- Do not apply a negative voltage
  - Applying a negative voltage of –0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.


Part number	Package	Marking	Remarks
MB3793-27APF-	8-pin Plastic SOP (FPT-8P-M01)	3793-Y	conventional version
MB3793-27APNF-🗆 🗆	8-pin Plastic SOP (FPT-8P-M02)	3793-Y	conventional version
MB3793-27APFV-🗆 🗆 🗆	8-pin Plastic SSOP (FPT-8P-M03)	93-Y	conventional version
MB3793-27APF-□□□E1	8-pin Plastic SOP (FPT-8P-M01)	3793-Y	Lead Free version
MB3793-27APNF-□□□E1	8-pin Plastic SOP (FPT-8P-M02)	3793-Y	Lead Free version
MB3793-27APFV-□□□E1	8-pin Plastic SSOP (FPT-8P-M03)	93-Y	Lead Free version

### ORDERING INFORMATION


### ■ RoHS Compliance Information of Lead (Pb) Free version

The LSI products of Fujitsu with "E1" are compliant with RoHS Directive , and has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB) , and polybrominated diphenyl ethers (PBDE) .

The product that conforms to this standard is added "E1" at the end of the part number.



### ■ LABELING SAMPLE (Lead free version)




### ■ MB3793-27APF-□□□E1, MB3793-27APNF-□□□E1, MB3793-27APFV-□□□E1 RECOMMENNDED CONDITIONS OF MOISTURE SENSITIVITY LEVEL

ltem	Con	dition		
Mounting Method	IR (infrared reflow), Manual soldering (partial heating method)			
Mounting times	2 times			
	Before opening	Please use it within two years after Manufacture.		
Storage period	From opening to the 2nd reflow	Less than 8 days		
	When the storage period after opening was exceeded	Please processes within 8 days after baking (125 °C, 24h)		
Storage conditions	e conditions 5 °C to 30 °C, 70%RH or less (the lowest possible humidity)			

### [Temperature Profile for FJ Standard IR Reflow]

### (1) IR (infrared reflow)





### (2) Manual soldering (partial heating method)

#### Conditions : Temperature 400 °C MAX


Times : 5 s max/pin


### ■ PACKAGE DIMENSIONS






(Continued)








### (Continued)





# FUJITSU LIMITED

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.